Modeling of Short P-Channel Symmetric Double-Gate MOSFET for Low Power Circuit Simulation by Ahmed, Rekib Uddin & Saha, Prabir
106|https://doi.org/10.3311/PPee.14279Creative Commons Attribution b
Periodica Polytechnica Electrical Engineering and Computer Science, 64(1), pp. 106–114, 2020
Cite this article as: Ahmed, R. U., Saha, P. "Modeling of Short P-Channel Symmetric Double-Gate MOSFET for Low Power Circuit Simulation", Periodica 
Polytechnica Electrical Engineering and Computer Science, 64(1), pp. 106–114, 2020. https://doi.org/10.3311/PPee.14279
Modeling of Short P-Channel Symmetric Double-Gate MOSFET 
for Low Power Circuit Simulation
Rekib Uddin Ahmed1, Prabir Saha1*
1 Department of Electronics and Communication Engineering, National Institute of Technology Meghalaya, Shillong-793003, India
* Corresponding author, e-mail: sahaprabir1@gmail.com
Received: 27 April 2019, Accepted: 09 October 2019, Published online: 17 December 2019
Abstract
In the present era, down scaling of complementary metal-oxide-semiconductor (CMOS) technology has lead the metal-oxide-
semiconductor field-effect-transistor's (MOSFET) sizes to nanometer regime which in turn experiencing difficulties due to the effect of 
physical and technological perspective. Double-gate (DG) MOSFET is considered as a promising device to reduce the shortcoming and 
shrink down towards nanometer domain. This paper proposes electrostatic potential distribution and drain current models for the lightly 
doped symmetrical p-channel DG MOSFET. The analytic solution of potential distribution is derived by solving the 2D Poisson's equation 
incorporated with hole density through the superposition method. The drain current model has been explored by incorporating physical 
effects like threshold-voltage roll-off, channel length modulation and surface roughness scattering. Functionality of the models has been 
calculated in MATLAB and the obtained results are verified and compared with state of the art literature.
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1 Introduction
The continued downscaling of complementary metal-ox-
ide semiconductor (CMOS) technology is approach-
ing its limit due to the short-channel effects (SCE) like 
threshold voltage roll-off, mobility degradation and deg-
radation of subthreshold slope [1]. New MOSFET archi-
tectures: multi-gate MOSFETs which employ the use of 
multiple gates to prevent the deleterious SCEs in scaled 
transistors and hold promise to extend the scalability of 
CMOS technology [2]. Double-gate (DG) MOSFET is one 
of the multi-gate devices which can be successfully scaled 
down to 30 nm gate length [3]. Moreover, the device has 
better control over SCEs [4] which allows the silicon 
body to be lightly doped compared to conventional bulk 
MOSFETs. The dual gates and the lightly doped ultra-thin 
body of the device result in elimination of dopant fluctu-
ation and mobility degradation effects [5]. The combina-
tion of light body doping and ultra-thin body also helps 
in steeper subthreshold swing and lower junction and body 
capacitance [6]. Because of these benefits, DG MOSFETs 
shows better logic delays than the bulk devices [7].
The primary challenge for DG-CMOS technology is to 
explore two gate materials having proper work functions 
for the desired threshold voltages of n- and p-channel DG 
MOSFETs respectively [5]. Either it can be accomplished 
by constructing both n- and p-channel DG MOSFETs side 
by side on the same substrate, connected in series between 
the supply terminals. In order to design circuits based on 
DG-CMOS technology, calculations and simulations are 
performed to optimize the various parameters, for which 
mathematical models depicting the electrical character-
istics of n- and p-channel DG MOSFETs are required. 
Pre-requisites to use a device in the simulators are electro-
static potential distribution (ϕ ), threshold voltage ( thV ), 
and drain current ( dsI ) models. The ϕ  model is the key 
for the transistor electrical compact model, as it is needed 
for the calculation of dsI  and charge distribution [7, 8]. 
Several such models have been reported for the n-channel 
DG MOSFETs [9-15], whereas there are few [16-18] papers 
on modeling of p-channel DG MOSFETs which are inad-
equate for the short-channel lightly-doped silicon body. 
Cheralathan et al. [19] have reported a paper, where p-chan-
nel DG-MOSFET parameters were evaluated through 
sign-changing of the existing models [20] for the n-chan-
nel DG MOSFET. Since the mobility and physical effects 
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in p-channel devices are different than that of n-channel [17], 
thus, modeling of p-channel DG MOSFET is utmost neces-
sary for the simulation of DG-CMOS circuits.
In this paper, analytical ϕ  and dsI  models for the 
lightly doped symmetrical p-channel DG MOSFET are 
proposed in nanoscale regime (30 nm). However, the 
quantum mechanical effects are not highlighted in the pro-
posed models, because it starts functioning to the devices 
when silicon body thickness ( sit ) is less than 5 nm [13, 17]. 
The 2D Poisson's equation along-with the mobile charge 
density (holes) is solved through superposition method [9] 
to obtain the ϕ  model. The proposed ϕ  model is able 
to show the variation of channel potential with respect to 
gate-to-source voltage ( gsV ) from weak to strong inversion 
region. The proposed ϕ  model is also verified with the 
industry standard professional device simulator (Silvaco – 
ATLAS). Addition to this, the dsI  model is proposed 
from the existing models for symmetrical n-channel DG 
MOSFET [21-24] considering drift-diffusion approach. 
The reported dsI  model is improved by incorporating 
physical effects like threshold voltage roll-off, channel 
length modulation and surface roughness scattering.
2 Proposed potential distribution model
Fig. 1 shows the cross-sectional view of a p-channel sym-
metric DG MOSFET where the p-type source and drain 
are heavily doped and the silicon body is of lightly doped 
n-type (~ 1015 cm−3). Table 1 lists all the parameters con-
sidered in this paper along with their symbols and values. 
In short p-channel DG MOSFET, the electrostatics poten-
tial ( ),x yϕ  is determined by 2D Poisson's equation incor-
porated with hole density:
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To derive the analytical solution for the  ϕ  model, 
the superposition method is applied, where ( ),x yϕ  is 
split into two parts [25]: long channel component ( )0 yϕ , 
which is the solution of 1D Poisson's equation, and short 
channel component ( )1 ,x yϕ , which is the solution of 2D 
Laplace equation. The ( ) ,x yϕ  for the short p-channel DG 
MOSFET can be expressed as:
ϕ ϕ ϕx y y x y, , .( ) = ( ) + ( )0 1  (2)
The 1D Poisson's equation across the thickness (along y) 
of p-channel device is given by [26]:
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Fig. 1 Cross-sectional view of a symmetrical p-channel DG MOSFET.
Table 1 Symbol of the parameters and their values used in this paper.
Symbol Parameter Value considered
L Channel length 30 nm
tsi Silicon body thickness
12 nm for φ model and10 nm 
for Ids model
tox Gate oxide thickness 1 nm
W Channel width 50 nm
q Elementary charge, 1.6 × 10−19 C
ε0
Permittivity of free 
space 8.85 × 10
−12 Fm−1
εox
Dielectric permittivity 
of gate oxide 3.9
εsi
Dielectric permittivity 
of silicon 11.8
kB Boltzmann constant 1.38 × 10−23 JK−1
ni Intrinsic charge density 1.45 × 1010 cm−3
Nsi Body doping density 1015 cm−3
Nsd
Source/drain doping 
density 10
20 cm−3
VT Thermal voltage 0.0259 V
Vfbp Flat band voltage
−0.02 V for φ model and 
φ χm
g
T
si
i
E
V N
n
− + −





2
ln
 
for Ids model
Vbip Built-in voltage −0.58 V
χ
Electron affinity of 
silicon 4.17 eV
ϕm
Work function of metal 
gates
4.71 eV for φ model and 4.74 eV 
for Ids model.
V Quasi-fermi potential of holes
0 V at x < L 
Vds at x = L
Eg Bandgap of silicon 1.08 eV
μac
Mobility limited 
by acoustic phonons
As given by the model in [30]μsr
Mobility limited 
by surface roughness 
scattering
μb
Hole mobility in the 
silicon body
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with boundary condition at the silicon-oxide (Si – SiO2) 
interface:
d y
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where 
pfb
V  is the flat band voltage. Equation (3) is inte-
grated twice in order to obtain the solution [5].
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Substituting Eq. (5) in Eq. (4) yields an implicit expres-
sion for β :
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where r t
t
si ox
ox si
=
ε
ε
. Equation (6) has to be solved numerically 
in order to calculate the values of β. The expression 
for β is [27]:
β
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where ( )0 0yϕ =  is the long channel component of 
( ),x yϕ  describing the potential at the center of the sil-
icon body. From Eq. (7), it is observed that the parameter 
β  is a function of ( )0 0yϕ =  whose value is unknown. 
Since it is a transcendental equation, the β  has to be 
solved numerically [6]. Yu et al. [22] proposed a computa-
tion method (algorithm) to explicitly obtain the values of 
β . The short channel component ( )1 ,x yϕ  is the solution 
of 2D Laplace equation:
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The solution of Eq. (8) has been solved in the reported 
paper [28].
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The expressions of nA  and nB  are obtained through 
applying the boundary conditions (Eqs. (9) and (10)).
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The value of nλ  can be calculated numerically from the 
expression obtained through applying boundary condi-
tions (Eqs. (11) and (12)):
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2
0  (16)
Equation (2) can be used to calculate subthreshold cur-
rent ( ,ds SUBI ). Assuming drift-diffusion approach, the ,ds SUBI  
is expressed as:
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where pµ  is the mobility of holes. The expression Eq. (17) 
is a semi-analytical model where the integrals are solved 
by using numerical method (Simpson's one-third rule) [29].
3 Proposed drain current model
The hole current density considering both drift and diffu-
sion current density is expressed as:
J x y q n
N
e dV
dxp p
i
si
y V
VT, .( ) = −
−
( )− 
µ
ϕ
2 0
 (18)
Ahmed and Saha
Period. Polytech. Elec. Eng. Comp. Sci., 64(1), pp. 106–114, 2020 |109
Substituting Eq. (5) in Eq. (18) and integrating with respect 
to (w.r.t) x the expression for dsI  is obtained as:
I W
L
V
t
dVds p si T
si
Vds
= ∫µ
ε
β β
2 4
0
tan .  (19)
Replacing the term tanβ β  by iq  [23] and the derivative 
of V is obtained through differentiating Eq. (6) w.r.t. iq .
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where iq  is the normalized charge density. Substituting 
Eq. (20) in Eq. (19):
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where isq  and idq  are normalized charge density at the 
source and drain ends. On solving Eq. (21), the dsI  model 
for a long p-channel DG MOSFET is obtained.
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Threshold voltage roll-off effect ( thV∆ ) modifies the gsV  
by the effective gate voltage ( geV ):
V V Vge gs th= − ∆ .
The analytical expression of thV  for a short p-channel 
DG MOSFET is [27]:
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The thV  of a long p-channel DG MOSFET is expressed as:
V V kV Qth long fb Tp, ln .= + 1  (24)
The expression of thV∆  is given by:
∆V V Vth th long th= −, .  (25)
thQ  is the inversion charge sheet density at threshold 
condition. To compute the thV , small value of dsV  = 20 mV 
is considered so that the device does not reach satura-
tion region of operation. The channel length modulation 
effect is considered by multiplying the core model ,ds longI  
with the factor CLMF  [23]:
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2
 is the natural channel 
length [13]. In order to smoothen the ,ds longI  model Eq. (22) 
in the transition from subthreshold to linear region of opera-
tion, a flag called isSI  [24] has been used.
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The expression of iq  (Eq. (28)) is incorporated with var-
ious parameters [13, 24] such as:
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.
Consideration of surface roughness scattering effect 
substitutes the pµ  with the function [30]:
1 1 1 1
µ µ µ µ
= + +
ac sr b
.  (30)
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The complete dsI  model incorporated with thV∆ , chan-
nel-length modulation, and surface roughness scattering 
effects is expressed as:
I W
L t
V
q q isSI r q q
ds
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id is id is
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2 2
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4 Results and discussion
The ϕ  model Eq. (2) is validated by performing simula-
tion in Silvaco – ATLAS and to validate the dsI  model 
Eq. (31), comparison has been made with the simulation 
results in [19].
4.1 Potential distribution
The ϕ  model Eq. (2) is calculated in MATLAB by consid-
ering the values: V = 0, 
pbi
V  = −0.58 V, and 
pfb
V  = −0.02 V 
(Table 1). The potential distribution at the surface ( )sϕ  
shown in Fig. 2 (a), (b), are plotted for different bias condi-
tions. The potential distribution at the center of the silicon 
body ( )centϕ , and at the effective conductive path ( )/4sitϕ  are 
found in good agreement with the simulation data as shown 
in Fig. 2 (c), (d). Table 2 presents the absolute error analysis 
of the potential distribution along the channel at different 
positions ( y ) across the depth of silicon body. The maximum 
error (≈ 17.67 %) is observed at y = 4.0 nm and minimum 
error (≈ 2.95 %) is observed at y = 0.0 nm (at the center of the 
silicon body). The average error at y = 6.0 nm (at the surface) 
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Fig. 2 Model results (symbols) of the symmetrical p-channel DG MOSFET with dimensions: L = 30 nm, tox = 1 nm and tsi = 12 nm, being compared 
with the simulation results obtained from Silvaco-ATLAS (solid lines) (a) surface potential along the channel at bias conditions Vgs = 0 V, Vds = 0 V, 
(b) surface potential along the channel at bias conditions Vgs = 0 V, Vds = −0.4 V, (c) center potential along the channel at bias conditions Vgs = 0 V, 
Vds = 0 V, (d) potential distribution along the effective conductive path y
tsi=




4
 at bias condition Vgs = 0 V, Vds = 0 V.
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and y = 0.0 nm are found as 0.0064 V and 0.0060 V respec-
tively. On the other hand, the same for y = 3.0 nm (at the 
effective conductive path [13]) is found as 0.0207. The pro-
posed ϕ  model works well is describing the potential dis-
tribution at the surface and center of the silicon body rather 
than any other point. This is why the model results shown 
in Fig. 2 (a)-(c) are in good agreement with the simulation 
results, and deviation from the simulated data is observed 
in the potential distribution shown in Fig. 2 (d). The varia-
tion of sϕ , centϕ , and /4sitϕ  w.r.t. gsV  considered at / 2x L=  
are shown in Fig. 3. It is observed that sϕ , centϕ , and /4 sitϕ  
pass through a common point for a particular value of gsV  
which is termed as crossover point [14, 31]. The presented 
ϕ  model works well in the subthreshold region of operation 
mainly for gsV  lower than −0.4 V.
4.2 Drain current model
The dsI  model Eq. (30) results (Fig. 4) are calculated con-
sidering parameter values given in Table 1 for the device 
dimension: L = 30 nm, W = 50 nm, sit  = 10 nm oxt  = 1 nm. 
To compute the thV , thQ  = 5 × 1012 cm−2 [23] is considered. 
The 
pfb
V  is calculated using the relation: 
V
E
V N
nfb m
g
T
si
i
p
= − + −





φ χ
2
ln . In Fig. 4, the dsI  model 
results are computed by considering constant hole 
mobility ( pµ ) of 470.5 cm2/Vs [30], ignoring the effects 
of surface-roughness scattering [23]. Fig. 4 (a), (b) shows 
the transfer characteristics for different values of dsV  
from where the extracted subthreshold slope ( SS ) has 
been calculated as 64.2 mV/decade (Fig. 4 (b)). The output 
characteristics for the same DG MOSFET structure are 
shown in Fig. 4 (c). In order to validate the proposed dsI  
model, a comparison has been made with the simulation 
results published in [19]. Fig. 4 (d) shows the transfer 
characteristics in comparison with simulation results 
of [19]. From the comparison, maximum absolute 
error = 0.0880 mA has been found in case of dsV  = −0.1 V 
and the same for dsV  = −1.0 V has been found as 0.0360 mA. 
Disagreement in the characteristics observed is due to 
the consideration of only mobile-charges in Poisson's 
equation and difference in physical effects considered 
in the presented analyses in this paper. Table 3 presents 
the differences in the physical effects and parameter's val-
ues considered in [19] and this presented work.
5 Conclusion
The analytic potential distribution model for lightly doped 
symmetrical p-channel DG MOSFET is deduced by solv-
ing 2D Poisson's equation incorporated with hole den-
sity. The Poisson's equation is solved using superposition 
method due to which the potential distribution model is 
valid from weak to strong inversion regions. Good agree-
ment has been observed while comparing the analytical 
model results with the simulation results of an industry 
standard professional device simulator Silvaco-ATLAS. 
Moreover, the drain current model for lightly-doped 
p-channel DG MOSFET has also been introduced. Physical 
effects like threshold voltage roll-off, channel length mod-
ulation and surface roughness scattering are considered 
in this analysis. The equations have been implemented 
in MATLAB and verified with its counterparts.
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Fig. 3 The φ model results showing φs, φcent, and ϕtsi /4  at x L= / 2 . 
(Only model results).
Table 2 Absolute error analysis of the φ model at different positions ( y ) 
across the depth of silicon body.
y (nm) Maximum error (V)
Average error 
(V)
Maximum error 
(%)
0 0.0170 0.0060 2.9553
0.5 0.0244 0.0083 6.5815
1.0 0.0272 0.0097 7.1886
1.5 0.0244 0.0103 6.1094
2.0 0.0317 0.0139 6.9771
2.5 0.0443 0.0163 8.1720
3.0 0.0749 0.0207 13.7677
3.5 0.0810 0.0216 15.1330
4.0 0.0940 0.0228 17.6772
4.5 0.0797 0.0111 14.9787
5.0 0.0651 0.0102 13.0798
5.5 0.0488 0.0088 10.1411
6.0 0.0277 0.0064 7.5106
112|Ahmed and SahaPeriod. Polytech. Elec. Eng. Comp. Sci., 64(1), pp. 106–114, 2020
Acknowledgement
This work was supported by Ministry of Electronics and 
Information Technology, Government of India, under 
Visvesvaraya PhD Scheme. The authors would like to thank 
Dr. Shubankar Majumdar, Assistant professor, Department 
of Electronics and Communication Engineering, National 
Institute of Technology Meghalaya, India formerly asso-
ciated with National Institute of Technology Raipur, India 
for his help and useful suggestions.
Table 3 Parameters used by Cheralathan et al. [19] and 
in this presented model.
Physical 
parameters Cheralathan et al. [19] Presented model
Poisson's 
equation
Mobile charge and 
depletion charge. Only mobile charge.
Physical 
effects
Threshold voltage roll-
off, DIBL, subthreshold 
slope degradation, 
velocity saturation.
Threshold voltage 
roll-off, channel length 
modulation.
Parameter 
values
Constant hole mobility, 
( μp ) = 95 cm
2/Vs.
Constant hole mobility, 
( μp ) = 95 cm
2/Vs.
Carrier velocity 
saturation, 
( vsat ) = 1.01 cm/s
−1.
Work function of metal 
gates, 
( ϕm ) = 4.74 eV [23].
Mobility degradation 
parameters [32], 
θ1 = 0.4 V−1 and 
θ2 = 3.9 V−2.
Flat band voltage, 
(Vfbp ) = 0.2983 V
Body doping density, 
( Nsi ) = 10
15 cm−3.
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Fig. 4 Model results of the symmetrical p-channel DG MOSFET with dimensions W = 50 nm, L = 30 nm, tsi = 10 nm, and tox = 1 nm 
in (a) transfer characteristics in linear scale, (b) transfer characteristics in semi-logarithmic scale, (c) output characteristics, 
(d) transfer characteristics in comparison with the simulation results of [19] considering the drift-diffusion approach with device 
dimensions L = 22 nm, W = 100 nm, tox = 0.7 nm, effective oxide thickness of high – K dielectric layer = 1.1 nm.
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Appendix
By separation of variables, the short channel potential 
component ( )1 ,x yϕ  can be expressed as:
ϕ
1
x y X x Y y, ,( ) = ( ) ( )  (32)
substituting Eq. (32) in Laplace equation:
Y y
X x
x
X x
Y y
y
( ) ∂ ( )
∂
+ ( ) ∂ ( )
∂
=
2
2
2
2
0
⇒
( )
∂ ( )
∂
= −
( )
∂ ( )
∂
=
1 1
2
2
2
2Y y
Y y
y X x
X x
x
k.
The boundary value problem reduces to two ordinary 
differential equations in x and y.
d X x
dx
kX x
d Y y
dy
kY y
2
2
2
2
0 0
( )
+ ( ) = ( ) − ( ) =and .
If 0k ≥ , then 
d Y y
dy
kY y
2
2
0
( )
− ( ) =  will have 
trivial solution. So assuming k = − <λ 2 0  then, 
d Y y
dy
Y y
2
2
2
0
( )
+ ( ) =λ  has the general solution:
Y y A y B y( ) = ( ) + ( )cos sin ,λ λ  (33)
differentiating Eq. (33) with respect to y:
dY y
dy
A y B y( ) = − ( ) + ( )λ λ λ λsin cos ,  (34)
applying the boundary condition (Eq. (12)):
⇒ ( ) ( ) =
=
X x
dY y
dy
y 0
0,
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dy
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=
0 0
0
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applying the boundary condition (Eq. (11)):
⇒ ( ) ( ) = − ( )
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Equation (35) has infinitely many solutions and can be 
generalized as:
⇒ ( ) − 




 ( ) =λ λ λn n nrsin cos ,
1
2
0  (36)
where λ λn si
t
=
2
.
